# Group 2

2.2 A Layout-aware Methodology for Path-delay Fault Grading and Diagnosis, Pis: S. Tragoudas, T. Haniotakis, SIUC



#### A Layout-Aware Methodology for Path-Delay Fault Grading and Diagnosis

Spyros Tragoudas, SIUC Themistoklis Haniotakis, SIUC



#### Projecte@werview and Description

- Continued scaling of devices has resulted in
  - Various abnormalities in IC behavior
  - Signal integrity issues
- Accounting for such variations during ATPG greatly increases its complexity
- Quality of test set should be based on
  - The timing behavior of the covered paths
  - The coverage of process and environmental variations affecting timing in given IC

#### **Proposed Solution**

- Implicit layout-aware grading of path-delay faults.
- Characterizing path criticalities based on layout information.
- Diagnosis of faults sensitive to a target parameter.

#### Application is available as

- Design Exchange Format (DEF)
  - Contains physical placement information of elements in the circuit
- Library Exchange Format (LEF)
  - Contains the information on the various parameters of the elements in the circuit

Build a ZBDD of paths sensitized by the given test set

Information from above DEF and LEF files is annotated with each node in the ZBDD



#### Noverty

Traditionally: Obtain coverage as the number of timing critical paths sensitized by the given test set

Proposed: Obtain coverage based not only on timing behavior but also, the processes covered by the paths

*This gives way to define new metrics for test quality and more precise estimation of DPM* 

Diagnosis

- Diagnosis of defects due to manufacturing variations has always been a daunting task
- With the proposed approach one a quickly grab the set of all paths affected by a given variation
- Diagnosis can then easily proceed to locate the affected site in the layout

### Project Tasks/ Deliverables

	Description	Date	Status
1	Software tool to perform layout-aware path grading and thereby, estimate test set quality.	Jan-2015	Partially complete (to be built on existing tools at SIUC)
2	Software tool to aid failure analysis using layout information.	Aug-2015	Not yet started

## Exegutive Summary

- 1.A layout-aware path grading tool.
- 2.A new layout-aware metric for calculating test set quality.
- 3.A tool for effective failure analysis by leveraging layout information.

