


# Mid-term Update Process

## Presenter

- Each presenter will have 3 minutes for their short “elevator pitch”
- Each presenter has a poster setup in the back of the room to use for deep-dive discussions with the industry members
- Five or Six presentations back-to-back
- Immediately following the presentations is a 90 minutes for industry members to interact with all presenters

## Industry Members

- Please hold questions for poster sessions
- Please show your appreciation to the presenters when the timer elapses by applauding 
- During poster session, please rotate to all presenters posters when asked to do so

## Host

- Set/Start 3-minute timer at beginning of each presentation
- During the 90 minute poster session, the host will notify industry members when it is time to “rotate to next poster”

# Center for Embedded Systems

An NSF Industry/University Cooperative Research Center

## YEAR 5: IAB Mid-term Update

Sarma Vrudhula, Professor  
Arizona State University


Spyros Tragoudas, Professor  
Southern Illinois University -  
Carbondale

# Mid-term Update Process

## Presenter

- Each presenter will have 3 minutes for their short “elevator pitch”
- Each presenter has a poster setup in the back of the room to use for deep-dive discussions with the industry members
- Five or Six presentations back-to-back
- Immediately following the presentations is a 90 minutes for industry members to interact with all presenters

## Industry Members

- Please hold questions for poster sessions
- Please show your appreciation to the presenters when the timer elapses by applauding 
- During poster session, please rotate to all presenters posters when asked to do so

## Host

- Set/Start 3-minute timer at beginning of each presentation
- During the 90 minute poster session, the host will notify industry members when it is time to “rotate to next poster”

# Group 1

1.1:	S4.Y5.ST	<a href="#">Multicore Simulator Critical Path Analysis</a>	Spyros Tragoudas	SIU
1.2:	A8.Y5.HB	<a href="#">Readout Integrated Circuit for Fast Imager</a>	Hugh Barnaby	ASU
1.3:	S1.Y5.CH	<a href="#">Ground Work for Embedding a Field Oriented Motor Controller into a Single System on a Chip</a>	Constantine Hatziadoniu	SIU
1.4:	A9.Y5.KSC	I2AV: Integrate, Index, Analyze, and Visualize Energy Data for Data-driven Simulations and Optimizations	K. Selcuk Candan	ASU
1.5:	S3.Y5.ST	<a href="#">An Effective Test Strategy Based on Coverage Driven ATPG</a>	Spyros Tragoudas & Themistoklis Haniotakis	SIU
1.6:	A1.Y5.GF.YK	<a href="#">Visual Interface for Metric Temporal Logic Specifications</a>	Georgios Fainekos, Yoshihiro Kobayashi	ASU

# Group 2

<b>2.1:</b>	<b>A7.Y5.CW</b>	<a href="#"><u>Achieving Energy-efficient Mobile Computing Through Explicit Data Communication and Global Power Management</u></a>	Carole-Jean Wu	ASU
<b>2.2:</b>	S5.Y5.HR.D K	<a href="#"><u>Towards Predictable Execution of Safety-Critical Tasks on Mixed-Criticality Multi-Core Platforms</u></a>	Harini Ramaprasad, Dimitrios Kagaris	SIU
<b>2.3:</b>	A2.Y5.GF.Y HL	<a href="#"><u>Parallelization of Embedded Control Applications on Multi-core Architectures: A Case Study</u></a>	Georgios Fainekos, Yann- Hang Lee	ASU
<b>2.4</b>	JOINT.Y5.S T.SV.HW.FR P	<a href="#"><u>Synthesis and Design of Robust Threshold Logic Circuits – FRP</u></a>	Spyros Tragoudas, Haibo Wang, Sarma Vrudhula	SIU/ ASU
<b>2.5:</b>	S7.Y5.XZ	<a href="#"><u>Reliable Wireless Communications in Aircrafts and Other Challenging Environments</u></a>	Xiangwei Zhou	SIU

# Group 3

3.1:	A5.Y5.SV	<a href="#"><u>Performance Optimal Control of a System of Interconnected Components Under Thermal and Energy Constraints</u></a>	Sarma Vrudhula	ASU
3.2:	S2.Y5.LG	<a href="#"><u>Registration and Fusion of EVS and SVS Runway Images for Embedded Systems</u></a>	Lalit Gupta	SIU
3.3:	A3.Y5.YHL	<a href="#"><u>Concurrency and Scheduling Analysis of Real-time Embedded Software on Multi-core Processors</u></a>	Yann-Hang Lee	ASU
3.4:	S6.Y5.HW.S T	<a href="#"><u>Adaptive Compressive Sensing Techniques for Low Power Sensors</u></a>	Haibo Wang, Spyros Tragoudas	SIU
3.5:	A4.Y5.AS	Improving Usability of Multi-core DSPs	Aviral Shrivastava	ASU
N/A	A6.Y5.SV.S PIN	Spintronic Threshold Logic Array	Sarma Vrudhula	ASU